Over the recent years post-silicon SoC validation has become a major bottleneck in IC design. Due restricted design cycle time and test bench limitations almost all the designs are taped-out with ...

In the proper context, asynchronous logic in SoC design today can provide benefits. But what about impact on design tools and flows? In the right situation, using asynchronous logic makes a lot of ...