I design in HDL for FPGAs (and rarely ASICs). Unfortunately for me, verification and system-level design languages are going down the "object" path (SystemC, System Verilog, etc.) So it's past time ...

A monthly overview of things you need to know as an architect or aspiring architect. Unlock the full InfoQ experience by logging in! Stay updated with your favorite authors and topics, engage with ...