High performance clock buffers — those without phase-locked loops (PLLs) — are often used in communications designs for duplication, distribution and fanout of clock signals. Sensitivity to long-term ...

In Part 1, we explored the basic characteristics governing high-speed SerDes channels. This article focuses on real-world issues, such as parasitics and impedance mismatches, that require additional ...