Abstract: We implement a low-complexity timing recovery on FPGA platform, leveraging an advanced data buffer and timing error detector. Its stability and high SCO ...