Abstract: We consider a method to measure the Single Event Upsets (SEU) sensitivity individually for PMOS and NMOS transistors. Using a circuit fabricated in a 65 nm bulk process, we performed ...