Abstract: In the field of very large-scale integration (VLSI) chip design, chip floorplanning plays a crucial role as it directly influences key optimization objectives such as placement wirelength.